Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

1. **AGND**
2. **VSENSE**
3. **COMP**
4. **PWRGD**
5. **BOOT**
6. **PH**
7. **PH**
8. **PH**
9. **PH**
10. **PH**
11. **PH**
12. **PH**
13. **PH**
14. **PH**

**15 PGND**

**16 PGND**

**17 PGND**

**18 PGND**

**19 PGND**

**20 VIN**

**21 VIN**

**22 VIN**

**23 VIN**

**24 VIN**

**25 VBIAS**

**26 SS/ENA**

**27 SYNC**

**28 RT**

**PAD FUNCTIONS:**

**.189”**

**.084”**

**27**

**28**

**1**

**2**

**26 25 24 23 22 21 20 19 18 17**

**16**

**15**

**14**

**13**

**3 4 5 6 7 8 9 10 11 12**

**TPS54610X**

**MASK**

**REF**

**Top Material: Al**

**Backside Material: Si**

**Bond Pad Size: .004” X .004”**

**Mask Ref: TPS54610X**

**APPROVED BY: DK DIE SIZE .084” X .189” DATE: 4/27/23**

**MFG: TEXAS INSTRUMENTS THICKNESS .020” P/N: TPS54810**

**DG 10.1.2**

#### Rev B, 7/1